It has been shown recently that simultaneous shield insertion and net ordering (called SINOB as only random shields are used) provides an area-efficient solution to reduce the RLC noise. In this paper, we first develop simple formulae with errors less than 10% to estimate the number of shields in the min-area SINOR solution. In order to accommodate pre-routed P/G wires that also serve as shields, we then formulate two new SINO problems: SINO/SPR and SINOIUPG, and propose effective and efficient two-phase algorithms to solve them. Compared to the existing dense wiring fabric scheme, the resulting SINOISPR and SINO/LPG schemes maintain the regularity of the P/G structure, have negligible penalty on noise and delay variation, and reduce the total routing area by up to 42% and 36%, respectively. Further, we develop various pre-layout estimation formulae for shielding areas and optimal P/G structures under different routing styles. These formulae can be readily used to guide global routing and high-level design decisions.
INTRODUCTION
Signal integrity is a critical design issue for high-perfomance deep-submicron circuits and systems. Most existing studies focus on reducing the capacitive coupling, and effective techniques include net ordering [I, 21, buffer insertion [3, 4] , and shielding such as the dense wiring fabric (DWF) 151 . As we move towards gigahertz circuits and systems, the inductive coupling gains increasing prominence. Different from the capacitive coupling that exists between adjacent wires, the inductive coupling may affect both adjacent and non-adjacent wires [6] . It has been shown that shielding and buffer insertion are still effective to reduce inductive coupling [6, 7, 81 , but net ordering alone becomes less effective [9] . Therefore, a simultaneous shield insertion and net ordering (SINOB) problem has been studied to minimize the routing area under a given RLC noise bound [9, IO].
However, it is not clear how to incorporate the above SINOR schemes into the VLSI physical design flow. Concerns include: (i) How to estimate the number of shields and pre-allocate the routing area for shields at an early enough stage during physical design? and (ii) How to accommodate P/G wires that also serve as shields?
PIG wires are often pre-routed and are preferred by the designer to have a regular structure.
To solve the above concerns, we first study in this paper the interconnect congestion estimation for min-area SINOR solutions. We (SINOIUPG) . Based on the estimation result, we propose efficient two-phase algorithms to solve them, considering pre-routed PIG wires and maintaining the regularity of PIG structure. Compared to the recently proposed dense wiring fabric (DWF) scheme [5] , the resulting SINO-based wiring schemes can reduce the total routing area by up to 42% with negligible penalty on noise and delay variation.
The rest of this paper is organized as follows: Section 2 introduces preliminaries and reviews the related work. Section 3 presents shield estimation for SINOR solutions. Section 4 formulates and solves two new SINO problems: SINOISPR. and SINOI UPG. Section 5 concludes this paper with discussions on future work. A full version of this paper is available as a technical report [l 11 , including proof of theorems and more experimental results.
PRELIMINARIES AND RELATED WORK
Similar to [lo, 91, we denote a signal net as s-wire and define that two nets SI and s2 are sensitive to each other if a switching signal on st causes s2 to malfunction (due to extraordinary crosstalk or delay variation) and vice-versa. Further, we assume that two nonsensitive nets do not switch simultaneously. The sensitivity rate of si is defined as the ratio of the number of aggressors for si to the total number of signal nets. For a set of coupled RLC signal nets, the sensitivity rate can be either uniform (i.e., every signal net has the same sensitivity rate) or non-uniform. The sensitivity for all s-wires in a given problem can be represented compactly with a sensitivity matrix of size n x n, where n is the number of s-wires. An entry of 1 OT 0 in location (i, j ) indicates that si and s, are sensitive or not sensitive, respectively, to one another. A random shield is directly connected (without through devices) to the PIG wire structure.l By inserting a shield between two sensitive s-wires, we are able to eliminate the capacitive coupling and reduce the inductive coupling. We use the terms "wire" and "net" interchangeably in this paper. Throughout this paper, we consider the following set of interconnect design specifications (see Table 1 ) derived from ITRS [13] . In order to alleviate the impacts of initial placement and the distribution of sensitive wires on experimental results, the sensitive nets are picked randomly with respect to a given s-wire and its sensitivity rate. Unless otherwise stated, we always generate ten different random sensitivity matrices and ten initial placements for each design combination, and consider the average number of shields. We use the following accurate circuit model to verify SINO solutions: we divide each wire into 100pm-long segments. Each segment is modeled by an RLC n-model, with a coupling capacitance to its adjacent segment that does not belong to the same wire. There is a coupling inductance between any two segments, no matter whether they belong to the same wire or different wires. We use SPICE to simulate the resulting circuit model and obtain the peak noise for a single SINO solution as the maximum noise among all wires considering the worst-case signal pattern. We report both maximum and average peak noise if there are multiple SINO solutions. for the uniform sensitivity. When the sensitivity rate is not uniform but is Si for s-wire si. the shield estimation can be obtained by replacing S with k . xEl Si and S2 with k . E:, S; in formula (I).
Therefore, we have the following formula: In Figure 2 , we compare the numbers of shields computed by formulae (1) and (2) with those obtained by individud SINOlR solutions. One can easily see that Ns given by the formulae has errors less than 10% compared to each and every SINOlR solution under the same experimental setting. We believe that the function template used in formulae (1) and (2) can be re-used by other design or processing technologies, except that coefficients should be re-evaluated using a limited set of SINO experiments. Details of formula development and verification, as well as the estimation for the ITRS 0.07pm technology can be found in [ll].
APPLICATIONS OF SHIELD ESTIMA-TION
In this section, we fist formulate two new SINO problems: SINOI SPR and SINONPG, and then propose twc-phase algorithms to solve them based on shield estimation (1) and (2).
SINO/SPR Problem

Motivation and Problem Formulation
PIG wires are also shields to reduce the inductive and capacitive noise but not considered in SINOlR problems. In order to consider pre-routed P/G structures, we formulate the following new p-SIN0 problem: 
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problem finds a min-area SINO solution such that any s-wire has total noise less than a given bound.
We assume that the P/G structure is regular, i.e., the P/Gpitch, defined as the number of routing tracks between a pair of adjacent P/G wires, is a constant. Hence, PIG wires have fixed track assignments but signal nets or random shields can be assigned to arbitrary routing tracks. In [l 11, we have proven the following theorem: THEOREM 1. The optimal pSIN0 problem is NP-hard.
Therefore, we develop a simulated annealing algorithm similar to the SINOR algorithm in [lo] . Please refer to [ l l ] for details of the algorithm development. Table 2 Summary of p-SIN0 solutions for 32 signal nets with uniform sensitivity rate. In each cell of rows 3-5, the first value is the maximum peak noise and the second value is the average peak noise. In each cell of rows 7-9, the first value is the number of pre-routed P/C wires and the seeond value is the average number of random shields.
We have tested our algorithm implementation using a number of design combinations with fixed wire length 2000pn. The maximum and average peak noise values for each of the resulting p -SINO solutions are presented in Table 2 . All maximum peak noise values are smaller than 0.15V, the specified noise bound in Table   1 . We also report the number of P/G wires and average number of random shields in Table 2 . The min-area solution is highlighted for each sensitivity rate. One can easily see that different P/G structures (i.e., different PIG pitches) lead to SINO solutions with different area costs. For example, in the case of 70% sensitivity rate, the best PIG structure has a PIG pitch of 5 and leads to a min-area solution with a total of 9.8 shields on average. On the other hand, increasing the P/G pitch to 7 leads to a total of 12 shields on average, an increase of 25% compared to the min-area solution. This observation motivates us to study the following SINOlSPR problem to find the best P/G structure that can achieve the min-area solution.
FORMULATION 2. (optimal SINO/SPR problem): For a given number of signal nets and a given noise bound, the optimal SINO/ SPR problem decides a regular P/G structure such that the resulting p-SIN0 solution with respect to the P/G structure has minimum area and fewer random shields than P/G wires.
Because random shields have to be connected with P/G wires, they bear implicit routing overhead and weaken the desired regularity of shielding structure containing both random shields and P/G wires. In order to explore the tradeoff between layout regularity and routing area, we explicitly require that random shields be fewer than P/G wires in our problem formulation, i.e., on average, there is at most one random shield inserted between every pair of adjacent P/G wires.
SINO/SPR Algorithm
A brute-force solution to the SINOlSPR problem is to enumerate all possible P/G structures using the p-SIN0 algorithm, and then find the solution with the minimum area. Because the p-SIN0 problem is NP-hard, we propose the following efficient two-phase algorithm: in the first phase, we define a regular P/G structure based on SINOR shield estimation (1) or (2); and in the second phase, we carry out p-SIN0 procedures to find the min-area SINO/SPR solution by searching the very limited neighborhood of the predefined PIG structure. This two-phase algorithm is expected to achieve the solution of the same quality with the brute-force algorithm but in a much shorter runtime.
Specifically, we speculate in the first phase that the optimal P/G structure that leads to the min-area solution should have a P/G pitch space (PS) given by (3) where Ns is the estimated number of random shields used in minarea SINO/R solutions and is given by formula (1) or (2). Furthermore, we speculate that the coefficient a is a constant and is insensitive to different experiment settings. This speculation will be verified through experiments later on.
To achieve the min-area SINOlSPR solution in the second phase, we first apply the p-SIN0 algorithm with respect to the pre-routed P/G structure defined in formula (3). We call the resulting SINOl SPR solution the best among the 0-order neighborhood (in short, best of 0-neighbor). We may then apply the p-SIN0 algorithm to extra PIG structures defined by PIG pitches (PS + 1) and (PS -l), respectively. We denote the best solution among the three P/G pitches (PS + l), PS, and (PS -1) as the best of the first-order neighborhood (in short, best of 1st-neighbor). Similarly, we may have the best of 2nd-neighbor, 3rd-neighbor, and etc.. Empirical evidence will show that searching only the first-order neighborhood is capable of achieving the min-area solution. 
SINO/UPG Problem
An alternative approach to maintain the regularity of the P/G structure is to distribute the P/G wires uniformly without inserting any random shield. We can still apply net ordering for noise minimization. This introduces the following SINOlLTPG problem formulation: (optimal SINO/UPG problem): For a given number of signal nets and a given noise bound, the opiimal SINO/ UPG problem decides a regular P/G structure and assigns signal nets to routing tracks such that the resulting solution has minimum area and any s-wire has noise less than the given bound.
Similar to the SINOISPR problem, a brute-force algorithm can be applied to search exhaustively over all possible P/G structures for the min-area SINONF'G solution. Based on the same methodology used to solve the SINOISPR problem, however, we have also developed a much more efficient two-phase algorithm. In the first phase, we speculate the following P/G pitch:
We anticipate that 0 is also a constant. But because no random shields are allowed, more P/G wires are needed to meet the given noise bound and 0 should be smaller than a. In the second phase, we carry out modified p-SIN0 procedures that employs net ordering only to obtain the min-area SINOKJPG solution.
We will show that formula (4) provides a tight upper bound for the optimal PIG structure. SINONPG solutions are always found if we start with this pre-defined P/G structure and decrease the speculated P/G pitch by at most three tracks.
Experimental Results and Discussions
We have implemented and applied our two-phase SINO/SPR and SINO/UPG algorithms to a large number of design combinations with 48 signal nets, including cases with uniform sensitivity rates from 30% to 60% and two non-uniform sensitivity cases 1 and 2 (see Table 3 ). No single SINO solution of various formulations costs more than ten seconds in a PI11 machine.
SINO/SPR Results
We present the distribution of the min-area SINO/SPR solutions among different neighborhoods in Figure 3 . Almost all of the minarea solutions are obtained within the first-order neighborhood. Only 2 out of 180 design combinations have min-area solutions with P/G pitch (PS + 2), i.e., the min-area solution is in the second-order neighborhood. We present the peak noise in column 4 of Table 3 . The maximum peak noise is always smaller than the given noise bound. We also present the number of PIG wires for the min-area solution and the correspondent average number of random shields in column 10 of Table 3 . The random shields in all experimental results are fewer than the P/G wires, as required in our problem formulation. Further, as anticipated, the required P/G wires and random shields increase when the sensitivity rate and wire length increase. The longer wire implies fewer buffers inserted. Therefore, there is a smooth tradeoff between the buffer area and routing area for P/G wires and shields. Moreover, as we speculated, the coefficient ct can be set as a constant (=1.82) through experiments.
Because the min-area solution for almost all design combinations is achieved by only searching the first-order neighborhood of the pre-defined P/G structure, we summarize the two-phase SINO/ SPR algorithm in Figure 4. 
SINO/UPG Results
Similarly, we set the coefficient p in formula (4) as 1.12 through experiments and apply the two-phase algorithm to solve the SINO/ UPG problem in a similar fashion with Figure 4 . The distribution of the SINO/UPG solutions among different PIG pitches are presented in Figure 5 . The min-area SINO/UPG solution is always found by subtracting at most three tracks from the speculated PIG pitch, i.e., at most four P/G pitches need to be tried. In column 5 of Table 3, all of the maximum peak noise values are smaller than the given bound. In column 11, we present the number of P/G wires that are Given a number of signal nets, sensitivity, wires length, and noise bound voltage Phase One:
Phase Two:
Use formulae ( 1 H3) to define a regular P/G structure Carry out p-SIN0 procedures to find the min-area solution within the first-order neighborhood of the ore-defined PIG structure. needed for the min-area SINO/UPG solution. Again as anticipated, the required PIG wires increase when the sensitivity rate and wire length increase. Therefore, there is a smooth tradeoff between the area for buffers and PIG wires. 
Comparison between SlNO Solutions
The three types of SINO solutions cover a spectrum of design tradeoffs between the regularity of shielding structure and total routing area. We have SINOR < SINOISPR < SINO/UPG in terms of the shielding regularity, and SINO/R < SINOISPR < SINO/UPG in terms of the total area. Le., SINOR has the minimum area but the most irregular shielding structure, and SINO/UPG has the maximum area but the regular P/G structure without any random shields. It is easy to see from Table 3 that SINO/SPR offers the most interestingldesired scheme. It maintains a regular PIG structure, leads to a total area only slightly larger than SINOR, but Table 5 . We consider Ween signal wires during the simulation by duplicating the above structure three times and measure delay variations for the central structure.
30% 40% 2 0 6 17 reduces the total area by up to 18% compared to SINONPG (see the result in Table 3 for 2000gm length and 60% sensitivity).
Comparison between SlNO and DWF Schemes
The essence of SINO formulations is that whenever a signal wire is switching, its neighboring wires are either quiet signal wires or shields. The SINOnrPG with the extremely dense PIG structure alternates signal wires and shields, and is equivalent to the dense wiring fabric (DWF) proposed in [5] (see Figure 6.(a) ). The total area of SINO solutions depends on the sensitivity rate. We argue that changing the single-phase clock to two-phase non-overlapping clock leads to a 50% sensitivity rate for all signal nets (see [l I] ).
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Given this sensitivity rate and 1400pm wire length, SINOISPR and SINOIUPG solutions use a total of 8.6 and 13 shields (see Table   3 ), respectively. But DWF needs 49 PIG wires for the 48 signal nets. Compared to DWF, SINOISPR and SINO/UPG reduce the total area by 42% and 36%. respectively, and still maintain regular PIG structures.
The DWF is originally designed to reduce both noise and delay variations under the RC model. As we have convincingly shown that SINO is able to meet the given noise bound, we now compare their delay variations under the RLC model. We use interconnect structures in Figure 6 , and assume that these nets are 14oOp.m-long. We use SPICE simulation over the best-case and worst-case signal patterns to obtain delay variations, under the constraint that there are no adjacent signal nets switching at the same time for the SINO structure. The resulting delay variation is 5 . 2~s for the DWF structure* (see Figure 6 .(a)), and 7 . 7~s for the SINO structure (see Figure 6 .(b)). The difference between the delay variations is negligible 2 . 5~~. Given the total area reduction of up to 42% and such a small penalty on delay variation, we believe that various SINO schemes, especially the SINO/SPR and SINO/UPG schemes with regular PIG structures, are viable alternatives to the DWF scheme.
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CONCLUSION AND FUTURE WORK
Simultaneous shield insertion and net ordering (SINOIR) intrc2Because we use RLC model in this paper, the delay variation is larger than that under RC model in [51.
duced in [9, 101 is an area-efficient technique to reduce the RLC noise. In this paper, we have developed simple yet accurate formulae (with errors less than 10%) to estimate the numbers of shields for min-area SINO/R solutions. To accommodate pre-routed PIG wires, we have formulated new S M " P R and SINOluF'G Problems and Proposed two-Phase algorithms to solve them based on the shield estimation for min-area SINOlR solutions. Experiments show that the two algorithms are effective and efficient. Compared to the dense wiring fabric scheme [5] , the resulting SINOlSPR and SINO/UPG wiring schemes have negligible penalty on noise and delay variation, and reduce the total routing area by up to 42% and 36%. respectively.
In addition to the shielding estimation for SINO/R solutions, more interconnect estimation including shielding estimation for SINOI SPR and SINO/UPG solutions are presented in the full version of ing and high-level or early-stage design decisions. The simplest interconnect structure, parallel bus structure, is assumed in this work. We intend to further incorporate our SIN0 formulations and estimations to a global muter for signal and power net co-design.
